

FIG._1A





FIG._1B

2/22








FIG._3A



__






FIG._6

-







FIG._7












FIG._11


.





+


FIG._13














FIG._17A

4





FIG._17B






FIG._18





FIG._19

Į.







FIG._20A

FIG._20B






FIG._21D

 \dashv

17/22






FIG._21B





READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG._22

+




FIG._23




FIG._24

<u>|</u>




FIG._25

| | SELECTED CONTROL GATE VCG | DRAIN V _D | 50URCE V5 | ERASE GATE VEG |
|--------------------------|---------------------------|--------------------------------------|-----------------|-------------------|
| READ | VPG | V _{REF} | V55 | ٧ _E |
| PROGRAM | VPG | V _{PP} | V ₅₅ | V _E |
| PROGRAM VERIFY | VPG | VREF | V55 | VE |
| ERASE ERASE VERIFY | VPG VPG | V _{REF} V _{REF} | V55 V55 | VE VE |

TABLE 1

FIG._26

| (TYPICAL) VALUES) | READ | PROGRAM | PROGRAM VERIFY | ERASE | ERASE VERIFY |
|----------------------------|------|---------|-------------------|-------|-----------------|
| VPG | ۷۷ | 12V | VCC+SV | Vcc | Vcc-8V |
| Vcc | 54 | 57 | 5V | 54 | 5 ∨ |
| VPD | V55 | 84 | 8V | V55 | V55 |
| VE | V55 | V55 | V55 | 20V | V55 |
| UNSELECTED CONTROL GATE | V55 | V55 | V55 | V55 | V55 |
| UNSELECTED BIT LINE | VREF | VREF | VREF | VREF | VREF |

 $V_{55} = 0V$, $V_{REF} = 1.5V$, SV = 0.5V - 1V

TABLE 2

FIG._27